Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

Maximum Frequency Input on Cyclone 3 device

Hi, I have to realise a frequency divisor from 320 MHz to 40 Mhz. I read from datasheet of cyclone 3 that maximum frequency input on clock pin (LVDS in single ended mode) is about 400MHz. Could yo...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

Ok,

Thanx for the reply. I'll do test and see the result.

In Cyclone 3 device data sheet :

.altera.com./literature./hb./cyc3./cyc3_ciii52001.pdf

P21 Cyclone III Devices LVDS Receiver Timing Specifications

They classify Max input clock frequency according to "Modes" *1, *2, *4, *7.....

What is a Mode ?

Is it a kind of protocol for LVDS transmittion ?

Thx

Remi