Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
9 years ago

MAX10M25SC which pins needed for 64io use?

Hello all. I am new to FPGA, and will be using the basic elements of a current processor Veriloh that have been shared online. The goal is to create a 64io device similar to the current processors...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
9 years ago

Look through the Recommended Operating Conditions section, and particularly table 6 on page 4 of the "max 10 deveice datasheet (https://www.altera.com/en_us/pdfs/literature/hb/max-10/m10_datasheet.pdf)". This very clearly explains what rails should be powered and how.

Also look through the "pin connection guidelines (https://www.altera.com/content/dam/altera-www/global/en_us/pdfs/literature/dp/max-10/pcg-01018.pdf)". This covers all the pins on the device and what you need/should do with each.

As for your I/O that will "behave like a normal processor" - any of the pins whose function is identified as "IO" in the device pinout can be made to behave as a GPIO pin might on a processor.

Cheers,

Alex