Forum Discussion
SZand
New Contributor
New ContributorMAX10 Soft-LVDS creates TimeQuest warnings
I am using the Soft-LVDS on 10M16SAE144 with external PLL, the LVDS pins are located in Bank3 (pins with full LVDS support) TimeQuest show some warnings regarding not fully constrained output paths ...
Rahul_S_Intel1
Frequent Contributor
Frequent ContributorHi ,
When you select the Altera LVDS serdes IP you have use the timing constraints . The timing constraints can be done using timing analyzer tool or SDC FILE.
Regards,
RS
