MAX10 PLL Not Locking - KHz instead of MHz

Greetings, We're using the 10M16DAF256I7G FPGA from the Max10 family. We're designing the firmware in VHDL and using Quartus to connect the blocks via schematics. 99% of our firmware is worki...