Open Side Menu
Skip to contentBrand Logo
Forums
BlogKnowledge BaseAltera.com
RegisterSign In
  1. Altera Community
  2. Forums
  3. FPGA Device

Forum Discussion

jugal's avatar
jugal
Icon for New Contributor rankNew Contributor
2 years ago

MAX10 end of Life

Hi Intel. Can you confirm if there is any announcement about EoL of MAX10 FPGAs. If so will the support continu
Programmable Logic Device
lutzek's avatar
lutzek
Icon for Occasional Contributor rankOccasional Contributor
2 years ago

Hello, I think this answer from last year may be helpful:

https://community.intel.com/t5/Programmable-Devices/Max-10-EoL/td-p/1407852

Recent Discussions

  • raulp's avatar
    MAX 10: Can an ASx1 RBF be written directly to internal CFM via on-chip flash Avalon-MM?
    8 hours ago
    raulp
  • BrianSune_Froum's avatar
    Cyclone V SoC 5CSXC6 Series GXB Utilization and Limitations
    14 hours ago
    BrianSune_Froum
  • VBalamurugan29's avatar
    JESD204B RX Link Never Achieves CGS at 12.8 Gbps on S10 ES (1SG280LU3F50E3VGS1, Quartus Pro 17.1)
    1 day ago
    VBalamurugan29
  • pryngshu's avatar
    Unable to Generate Valid PAM4 Eye Diagram and BER Measurements on Stratix 10 SI E-Tile Native PHY
    1 day ago
    pryngshu
  • Sameer-sahu's avatar
    Error (209014): CONF_DONE pin failed to go high in device 1.
    1 day ago
    Sameer-sahu
Contact Us
Altera YoutubeAltera YoutubeAltera Twitter
  • Company Overview
  • Newsroom
  • Our Leaders
  • Careers
Subscribe to Altera Newsletter

© Altera Corporation | Terms of Use | Privacy Policy | Cookies | Trademarks | PSIRT

Altera Logo