Michal_SNew Contributor2 years agoMAX10 correct VCCIO when using LVDS Hello Intel Community, Can we use 3.3V VCCIO supply voltage on bank 3, where IOs are configured as differential bus - LVDS ? Quartus pin configurator is not complaining about this situation, devic...Show MorePin assingment.PNG174 KB
Recent DiscussionsGTS Transceiver PLL UsageLVDS Compatibility with GTS Refclk (CML / HCSL)Global Clock & Regional clock inputs in Agilex M FPGASDRAM ( Single Data Rate ) refresh verilogadding signal to debug/signaltap