Forum Discussion

Honored Contributor

8 years ago

MAX10 ADC Control Core - command_ready never high

Is there any reason why the MAX 10 ADC control core command_ready output is always low and never goes high even though I'm not giving it any sample to convert? This is from the MAX 10 ADC User ...

Altera_Forum

Honored Contributor

8 years ago

Hi,

1.How you have checked (elaborate steps you followed and about the design)?

2.Are you using development board or custom board?

3.Have tried with example code?

https://cloud.altera.com/devstore/platform/?acds_version=16.0&family=max-10

Best Regards,

Anand Raj Shankar

(This message was posted on behalf of Intel Corporation)

Forum Discussion

MAX10 ADC Control Core - command_ready never high

Recent Discussions

Cyclone-V SCFIFO - adding ECC to M10K/MLAB/Auto memory

Will serialization factor of 6 in LVDS serdes IP be supported in the future on Agilex5?

System PLL of Agliex5 PCIE example design cannot be locked after configuration

JTAG Chain Broken on Agilex 7-I Dev Kit

Request for Cyclone V Pinout File Information