Forum Discussion

New Contributor

2 years ago

Max V Stencil Design 64-Pin Plastic Enhanced Quad Flat (EQFP)

Looking for the recommended stencil design for this component. Seems like a critical parameter since there are no GND leads on the part and it relies solely on the GND slug on the bottom for connect...

Board Debug

cfkd

Occasional Contributor

2 years ago

Hi,

For the MAX V stencil parameters, kindly download the packaging information about your device from the link: https://www.intel.com/content/www/us/en/support/programmable/support-resources/devices/package.html?family=MAX_V

Kindly refer to "Package Outline Dimension Table" and the stencil parameters for your design reference.

Kind regards,

Chee

Forum Discussion

Max V Stencil Design 64-Pin Plastic Enhanced Quad Flat (EQFP)

Recent Discussions

Worst-Case Completion Time for PLL Dynamic Phase Shift (PHASESTEP → PHASEDONE)

Agilex5 - Timings configuration

10M04SCU169I7G issue.

HDMI example design errors with Agilex 7

Agilex 7 DDR4 Reset and ADDR/CMD Clock PCB Implementation Documentation Discrepancy