MAX V CPLD series with PLL IP - Is it supported already?

Hi All,

I'm new to the Intel FPGA/CPLD world, so I'm a little bit lost in the information flood. I would need an up to date information regarding the digital PLL IP support for the MAX V series . Does it work? If yes, where can I find any information regarding the IP and its capabilities?

Thanks in advance!