jim-spanNew Contributor2 years agoMax V CPLD example design Hello, how can I find example design for Max V CPLD? Any guideline can be found about bring up the development kit for testing purpose? Thanks!
aikeuRegular Contributor2 years agoHi jim-span,I will close the thread if no further question.Thanks.Regrds,Aik Eu
Recent DiscussionsPower-Down Sequence Requirements for the Agilex 7 F-Series(2x F-Tile) DevicesRegarding Power-Up Sequence for Agilex 5Cyclone V SoC 5CSXC6 Series GXB Utilization and LimitationsHow to tell Quartus my Arria10 target system CLKUSR frequency is 100MHz?Agilex 3 PLL in Source Synchronous mode ?
New ContributorNew Contributor
