Max 10 - adc output stacked low

Hello friends! I'm starting with altera fpga, in particular I am using MAX 10 series and quartus prime lite (17). Since I trying to create an ADC in a 10M08SAE144.. fpga and compilation summar...