LUT help!!!

That code is going to map to... nothing.

Your module doesn't even have an output, so it will be reduced to absolutely nothing.

Ignoring that elephant in the room, your code doesn't make sense anyway.

VHDL "variables" are, let's say, temporary things: they are created each time a "process" is triggered.

Which means, for exameple, that "count" will always be "1" -- the "count := count + 1" statement will not carry on to the next clock cycle.

Ignoring that second elephant in the room, your code makes 16 assignments in a given clock cycle.

If that were to be mapped to memory blocks, it would mean 16 16x8 memory blocks.

At the very least, 8 16x8 memory blocks, since the M4K/M9K blocks are dual ported.

Damn, you need a good book on VHDL and digital electronics.