Forum Discussion
Altera_Forum
Honored Contributor
Honored ContributorLOW Power VS. DUAL-EDGE TRIGGERED FLIP-FLOPS
Hi !guys, the book Advanced FPGA Design by STEVE KILTS says DUAL-EDGE TRIGGERED FLIP-FLOPS can help reduce power. this is his refernce code: module dualedge( output reg data...
Altera_ForumHonored Contributor
Honored ContributorHere's the 2-process implementation by Ralf: http://www.ralf-hildebrandt.de/publication/pdf_dff/pde_dff.pdf
