TWaduNew Contributor6 years agoLDPC IP Core Simulate has no output I use LDPC IP Core for 802.11n decoder in Quartus Prime Pro 19.1, however , when I give some input data and control signals there is no output? I find when reset_reset_n signal turn to high level ,...Show More
CheepinC_alteraRegular Contributor5 years agoHi,Just would like to follow up with you on this. Thank you.
Recent DiscussionsPower-Down Sequence Requirements for the Agilex 7 F-Series(2x F-Tile) DevicesRegarding Power-Up Sequence for Agilex 5Cyclone V SoC 5CSXC6 Series GXB Utilization and LimitationsHow to tell Quartus my Arria10 target system CLKUSR frequency is 100MHz?Agilex 3 PLL in Source Synchronous mode ?