TWaduNew Contributor5 years agoLDPC IP Core Simulate has no output I use LDPC IP Core for 802.11n decoder in Quartus Prime Pro 19.1, however , when I give some input data and control signals there is no output? I find when reset_reset_n signal turn to high level ,...Show More
CheepinC_alteraRegular Contributor5 years agoHi,Just would like to follow up with you on this. Thank you.
Recent DiscussionsWill serialization factor of 6 in LVDS serdes IP be supported in the future on Agilex5?System PLL of Agliex5 PCIE example design cannot be locked after configurationJTAG Chain Broken on Agilex 7-I Dev KitRequest for Cyclone V Pinout File InformationCyclone 10 LP's Extended Industrial parts