Forum Discussion
Altera_Forum
Honored Contributor
16 years agoYes. In the active configuration modes, either AS (active serial) for serial flash or AP (active parallel), the FPGA starts to read the configuration after power-on reset or an external configuration request. JTAG configuration and boundary scan function is always available, independant of the selected configuration scheme.