Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

JTAG configuration error in CycloneIII

Hi The last week I wrote a post about a problem with the configuration of the EP3C5E144C8N cycloneIII FPGA: ------------- I´m trying to program a EP3C5E144C8N FPGA in JTAG mode using a ByteBla...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

Unfortunately, your post doesn't bring an approach to explain the issue, everything seems right so far.

MSEL = "000" is suggested in the device handbook for JTAG only configuration, but I didn't ever use it. Seeing correct logic levels from all JTAG signals should ususally be sufficient to validate the ByteBlaster operation.

Finally there is a risk, that the FPGA has been damaged during assembly or my massive overvoltages. Personally, I would rather expect some kind of non-obvious wiring error or missing supply connection. I fear, there's no chance to further assist you from a distance.