VenkateshKOccasional Contributor1 year agoJESD204B Link Up issues in Arria10 FPGA Hi, we ae testing Arria10 with ad9082 , We made design with 2 lanes which is working absolutely fine, same design I have upgraded to 4 lanes by making required changes. In this design ,I am facing a...Show More
VenkateshKOccasional Contributor1 year agoHi Please find my response below:Device ID you are using? - AD9082 and Arria 10 SXQuartus version? - 22.3BCBC characters? - K28.5 characters in JESD
Recent DiscussionsSDRAM ( Single Data Rate ) refresh verilogLVDS Compatibility with GTS Refclk (CML / HCSL)GTS Transceiver PLL UsageHPS DDR InterfaceSDM Monitoring & Thermal Behavior