Issue with Serial port block mode operation in quartus 18.1 standard edition

Question

Hi,
We are trying to use serial port in block mode and fetching data using getc function and it is getting stuck while fetching data and not coming out.
The same code was working fine with Quartus 15.0 but the issue we are facing with Quartus 18.1
Please let us know if something need to be done with this 18.1 version of Quartus to make serial port fetching data works properly in block mode?

shengn_altera · Answer

Hi,May check on these previous cases and KDB about getc() function. Probably can help you out.https://www.intel.com/content/www/us/en/support/programmable/articles/000085005.htmlhttps://community.intel.com/t5/Nios-II-Embedded-Design-Suite/undefined-reference-to-getc-error/m-p/151029https://community.intel.com/t5/Nios-II-Embedded-Design-Suite/GetChar-getc-and-gets-NOT-working-on-NIOS-build-on-Cyclone-5/m-p/1340954https://community.intel.com/t5/Programmable-Devices/Problem-with-UART-using-register/m-p/88273

jayeshkumar · Answer

I have checked the provided html links and also confirmed that what suggestion given in links are fulfilled by my nios II bsp settings but still getc is not working when uart port is open in blocking mode.
Please kindly help to resolve the issue.

shengn_altera · Answer

Hi,

Could you provide a sample code for reviewing?

shengn_altera · Answer

Hi,I further thought about the problem and then I found out may be something wrong with the IP in platform designer. May be some IPs are missing when you try to compile in newer version Quartus 18.1. Probably you can try to recreate the design in Quartus 18.1 and regenerate the IPs in Platform designer and BSP.Or may be you can provide the design file for further debugging.

jayeshkumar · Answer

Hi,

We found the bug in our c code, now the issue is resolved. Please close the case.

Thanks

Forum Discussion

Issue with Serial port block mode operation in quartus 18.1 standard edition

6 Replies

Recent Discussions

Agilex5 Engineering Silicon

Max10 Security Bit

Does direct connection of two AXI4 Masters to DDR Slave support auto-arbitration on Agilex 5?

MAX 10. No 3.0 V Schmitt Trigger I/O standard

Agilex Reset_Release no associated clock