Issue with Cyclone 10 LP PLL

Hi there, I am working in a bring-up of a board that contains a Cyclone 10 LP FPGA. I am trying to use the 2x PLLs that the FPGA contains. I have generated from the 100MHz input clock, 2x 200KHz u...