Is there some relationship between Current Strength and pll-locked?

Hi, My design implements a PLL and a SDRAM controller, but not only. I can view PLL's locked signal by SignalTap. By default, the current strength of signals from FPGA(EP1C6Q240C8) to SDRAM is 24...