DNS00New Contributor6 years agoIs there any issue, when the data bus connected between FPGA and MCU, both side are in input state at a particular stage
1 ReplyReplies sorted by Most Likedak6dnRegular Contributor6 years agoNope. Just turn on the 'bus hold' feature on the FPGA inputs so the bus lines don't float and/or possibly oscillate.
ak6dnRegular Contributor6 years agoNope. Just turn on the 'bus hold' feature on the FPGA inputs so the bus lines don't float and/or possibly oscillate.
Recent DiscussionsCyclone-V SCFIFO - adding ECC to M10K/MLAB/Auto memoryWill serialization factor of 6 in LVDS serdes IP be supported in the future on Agilex5?System PLL of Agliex5 PCIE example design cannot be locked after configurationJTAG Chain Broken on Agilex 7-I Dev KitRequest for Cyclone V Pinout File Information
New ContributorNew Contributor
ak6dnRegular Contributor
