DNS00New Contributor6 years agoIs there any issue, when the data bus connected between FPGA and MCU, both side are in input state at a particular stage
1 ReplyReplies sorted by Most Likedak6dnRegular Contributor6 years agoNope. Just turn on the 'bus hold' feature on the FPGA inputs so the bus lines don't float and/or possibly oscillate.
ak6dnRegular Contributor6 years agoNope. Just turn on the 'bus hold' feature on the FPGA inputs so the bus lines don't float and/or possibly oscillate.
Recent DiscussionsCold Temperature IssueSDM Monitoring & Thermal BehaviorSDRAM ( Single Data Rate ) refresh verilogLVDS Compatibility with GTS Refclk (CML / HCSL)GTS Transceiver PLL Usage
New ContributorNew Contributor
ak6dnRegular Contributor
