DNS00New Contributor6 years agoIs there any issue, when the data bus connected between FPGA and MCU, both side are in input state at a particular stage
1 ReplyReplies sorted by Newestak6dnRegular Contributor6 years agoNope. Just turn on the 'bus hold' feature on the FPGA inputs so the bus lines don't float and/or possibly oscillate.
ak6dnRegular Contributor6 years agoNope. Just turn on the 'bus hold' feature on the FPGA inputs so the bus lines don't float and/or possibly oscillate.
Recent DiscussionsInquiry Regarding Clock Inversion as a Countermeasure for DPRAM Bit Errors on MAX 10HoRS issue consultation for EPM7128SQI100-10N[Arria 10 SoC] QSPI Flash GigaDevice Compatibility (GD55LB02GE / GD55LB02GF)Altera USB blaster not loading due to Windows 11 security settingA5E(B) EMIF : LPDDR4 minimum memory clock
