DNS00New Contributor6 years agoIs there any issue, when the data bus connected between FPGA and MCU, both side are in input state at a particular stage
1 ReplyReplies sorted by Most Likedak6dnRegular Contributor6 years agoNope. Just turn on the 'bus hold' feature on the FPGA inputs so the bus lines don't float and/or possibly oscillate.
ak6dnRegular Contributor6 years agoNope. Just turn on the 'bus hold' feature on the FPGA inputs so the bus lines don't float and/or possibly oscillate.
Recent DiscussionsBoundary scan access to SDM pins on Agilex 710CL080YF780I7G BSDL FILEMentor Graphics PADS-compatible footprint/library file # A5ED065BB32AI4SPCIe Simulation using Quartus Pro 25.1.1SolvedModelSim-Intel FPGA Starter Edition 18.1 exits with code 211 when pressing Restart button
