Forum Discussion

Contributor

5 years ago

Is there an 10GE example design available for A10 Device ?

Is there an 10GE example design available for A10 Device ? We need this to verify 10GE Serdes Functionality on A10SOC board. Also I'm not very familar to 10GE testing method, so if some recommenda...

SengKok_L_Intel

Regular Contributor

5 years ago

Hi Jet,

You can find the answer from the forum thread below:

https://forums.intel.com/s/question/0D50P000043ncdzSAA/difference-between-cml-and-high-speed-differential-io-transceiver-io-standard

Regards -SK

Forum Discussion

Is there an 10GE example design available for A10 Device ?

Recent Discussions

Avalon-ST configuration with Agilex 3 fails

Cyclone IV E – PLL Power Track Width Recommendation Clarification

Operating temperature for 10M08DCF256A7G

System PLL of Agliex5 PCIE example design cannot be locked after configuration

Download links not working