Forum Discussion

PGigl's avatar
PGigl
Icon for Occasional Contributor rankOccasional Contributor
6 years ago
Solved

Is there a way to specify an forwarded clock as the clock source for input delays

In the design in question, I have two clocks generated from a PLL and thus have a known phase relationship, The one clock, CLK_OUT clocks a DDR output with its D inputs tied to 1 and 0, thus recrea...
  • sstrell's avatar
    sstrell
    6 years ago

    The virtual clock you need should really be CLK_IN_virt, the clock that is driving the ADC to generate the data incoming to the FPGA. Are you saying that the output clock from the FPGA is what is controlling this? If so, this is referred to as a data feedback design. The SDC should look something like this:

    # define input and pll clocks
create_clock –name clk_in –period 10.00 [get_ports clk_in]
derive_pll_clocks
 
# define generated output clock to be used as ASSP clock
create_generated_clock –name clk_out -source [get_pins {pll|clk[0]}] /
	[get_ports clk_out]
 
# define false path on output clock port
set_false_path –to [get_ports clk_out]
 
# define input delay constraints based on clk_out from FPGA
set_input_delay –clock clk_out –max 6 [get_ports datain*]
set_input_delay –clock clk_out –min 2 [get_ports datain*]

    CLK_OUT becomes the launch edge for the incoming data and the 100 MHz clock capturing the incoming data becomes the latch edge. Replace the input delay values as appropriate.

    #iwork4intel