Is the clock buffer needed for every clock generated by PLL?

I am working on ARRIA V FPGA and I have the following design that I need to implement: PLL has to generate 2 clocks : 62.5 and 12.5 MHz 1) My FPGA modules would be working at 62.5 MHz and I also...