Forum Discussion
Altera_Forum
Honored Contributor
16 years agoYes, this way you are connecting the bitclock at the PLL directly rather than routing it through a DDIO cell. What's a suitable solution depends on your LVDS speed and other requirements.