Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
8 years ago

Is CPLD required for booting CYCLONE 5 FPGA from QSPI flash.

in cyclone 5- fpga can’t able to fetch the program from spi flash FPGA - cyclone 5 (5cgtfd7d5f27i7n) SPI FLASH - epcq128si16n in our board only one spi flash (configuration flash) is ...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
8 years ago

Hi,

MSEL[3:0] pins are set to AS configuration 10011.(Even i tried 10010 also).

During Flash programming we are able to see configuration clock(less than 10MHz).

During configuration nstatus is not going low .

after FLASH programming when we power cycle the board/RESET the board than nstatus is toggling .

Thanks & Regards

DEEPAK