invert clock at output pin in DDR3 uniphy controller

Hi, I am using DDR3 uniphy controller in startixV(with Quartus 15.1). In PCB board design, the clock is mistakely swaped at output, that is, ck at fpga pin is connected to ck# at ddr3 pin. ...