internal differences in fpga when using sstl_2(or sstl_18) class i and ii io standard

i am using cyclone ii fpga to interface to ddr ram. by the handbook of cyclone ii, it's top and bottom banks support sstl_2 class i and ii io standards. so what's the internal differences(just at ...