Altera_ForumHonored Contributor14 years agointerface with niosII processor Hi, Is it possible the interface of ram IP core (from megawizard plug in manager) with niosII processor and VHDL as target HDL. I have generated NiosII processor with 4K of on chip ram.Fo...Show More
Altera_ForumHonored Contributor14 years agohi, can you pls tell me how to do it. It will help me lot. thank you
Recent DiscussionsJTAG Chain Broken on Agilex 7-I Dev KitQuartus Prime Pro 25.1 fatal error during fitter: Windows "Efficiency mode" requiredDO-254 Cyclone10LP / CycloneVDownload links not workingAgilex 5 Power