interface resulting in error during synthesis

I have an interface - test_int.sv this is used as a port in another module as shown below. it is declared as an array of 2 as i need two instances of this interfaces. both files are added to the ...