Forum Discussion
Altera_Forum
Honored Contributor
13 years agoInitial block will be synthesized as POR state for signals or possibly as initial values for block RAM.
In the present case, a nested loop would be necessary to initialize the complete array, only a diagonal is initialized now.