Forum Discussion
Altera_Forum
Honored Contributor
9 years agoI think this is a very good question as the manual is a bit unclear. If you design a DDR register bank (2 registers with a mux tied to an IO pin), I don't see why this couldn't be inferred, but nothing says whether or not it is.