Forum Discussion
Altera_Forum
Honored Contributor
Honored ContributorImprove timing using multiple PLL
Hello all, In device like Cyclone V A9 there are 8 PLL. Generally I generate system clock from one PLL in normal mode but there is a way to improve timings using nearer PLL for some design part...
Altera_ForumHonored Contributor
Honored ContributorI can better compensate remote locations with another PLL in sync with system clock?
