Implementation of option bits FPGA configurations

Hello, I am currently working on a project that involves an Arria II GX FPGA with Max II CPLD, and CFI_256 Flash memory in FPP X8 mode. I have a requirement of using only page 0 in the flash memor...