Forum Discussion
Altera_Forum
Honored Contributor
12 years agoWith only FPGA hardware at your disposal you will have to design a state machine that decodes the I2C protocol, and from that finds out if the master is reading or writing. Then it can control the buffers in one direction or the other.