Altera_ForumHonored Contributor17 years agoHyperTransport Implementation help...Hi, Does anyone implemented HT on Stratix II devices? I need to interface HT core with AMD processor. Can anyone let me know how to implement used interface logic in HT core? Thanks!
Recent DiscussionsFeasibility to implement 350MHz LVDS + soft-CDR on Cyclone 10LPQuestionWill serialization factor of 6 in LVDS serdes IP be supported in the future on Agilex5?1.8 V LVDS Receiver Timing Specifications for Intel MAX 10 Dual Supply DevicesSolvedAvalon-ST configuration with Agilex 3 fails