Altera_ForumHonored Contributor17 years agoHyperTransport Implementation help...Hi, Does anyone implemented HT on Stratix II devices? I need to interface HT core with AMD processor. Can anyone let me know how to implement used interface logic in HT core? Thanks!
Recent DiscussionsPower-Down Sequence Requirements for the Agilex 7 F-Series(2x F-Tile) DevicesRegarding Power-Up Sequence for Agilex 5Cyclone V SoC 5CSXC6 Series GXB Utilization and LimitationsHow to tell Quartus my Arria10 target system CLKUSR frequency is 100MHz?Agilex 3 PLL in Source Synchronous mode ?