Altera_ForumHonored Contributor18 years agoHyperTransport Implementation help...Hi, Does anyone implemented HT on Stratix II devices? I need to interface HT core with AMD processor. Can anyone let me know how to implement used interface logic in HT core? Thanks!
Recent DiscussionsMAX 10. No 3.0 V Schmitt Trigger I/O standardAgilex5 Engineering SiliconDoes direct connection of two AXI4 Masters to DDR Slave support auto-arbitration on Agilex 5?Arria 10: Remote Update Watchdog unpredicted behaviorCYCLONE 10LP Decouple capacitors