Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
11 years ago

HPS power consumption

If I use only FPGA part of Cyclone V SE device, the HPS is in reset state with CPU0 and CPU1 or I should load code to sleep CPU1? And if HPS is not used the default frequency is 800 MHz? Should I ...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
10 years ago

That's correct, it's a chicken and egg problem where the HPS needs to configure it's I/O so that they can be loaned out to the FPGA. Unfortunately there is no other way to do this because their are muxes built into the HPS that rewire the I/O over to the FPGA fabric and the HPS doesn't become accessible for you to make those changes until the preloader is run.