Altera_ForumHonored Contributor10 years agoHPS Address Space and HPS2FPGA axi bridge Hi, I am using the Arrow C5 SoC Kit. This kit has 1GB of ddr3 connected on both the FPGA side and the HPS side. I am trying to make the 1GB on the FPGA side visible in the HPS. I ha...Show Moremultiple-attachments.zip261 KB
Recent DiscussionsWill serialization factor of 6 in LVDS serdes IP be supported in the future on Agilex5?System PLL of Agliex5 PCIE example design cannot be locked after configurationJTAG Chain Broken on Agilex 7-I Dev KitRequest for Cyclone V Pinout File InformationCyclone 10 LP's Extended Industrial parts