How to write user logic to control SOPC DMA controller?

They are usually not documented. When you write an Avalon Master it is a lot safer to implement the waitrequest signal instead (in fact I thought it was mandatory!). Then you don't have to worry about cycle lengths, you just hold your read or write control signals until waitrequest is deasserted.