Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
17 years ago

How to use PLL in Cyclone II FPGA

Hi all, I want to use PLL in my design. I used quartus II(v7.2) megafunction to genarate a PLL. simulation results were proper. but when i m downloading the design to Cyclone II(EP2C8Q208C8...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
17 years ago

I think it should work OK down to 10 MHz. Have you tried a slightly faster clock just to see if that makes a difference? Are you certain that the clock is 12 MHz? Does the signal look OK on the board - i.e. no excessive overshoot, looks like a square rather than a sine wave etc?