Altera_ForumHonored Contributor17 years agoHow to use global clock network (Stratix) Hi, in the "Stratix Device Handbook, Volume 1", page 2-74, it is said that "The global clock networks can also be driven by internal logic . . . ". That is exactly what I want to do, but i...Show More
Altera_ForumHonored Contributor17 years agoOkay, but how can I be sure that the signal uses global ruting lines through the device?
Recent DiscussionsCannot access SSLC portal for Questa LicenseWhy does PTA show zero W for F-tiles in Hierarchical Design EditorFPGA ECCN RequestAGRW027R28A2I2V Thermal ModelAGMF039R47A1E2V Compact Thermal ModelSolved