Forum Discussion
Altera_Forum
Honored Contributor
Honored ContributorHow to use FPGA delay one signal edge in 1 ns while keep other edge unchange?
Hi, Recently I am thinking is it possible to use a FPGA device do such kind of thing: Use FPGA generate USART mater transmit signals, a 30Mhz clock, each clock cycle generate a bit data. ...
Altera_ForumHonored Contributor
Honored Contributor400Mhz is about the fastest clock speed you can have in the top end FPGAs, and it requires a careful level of design. 800Mhz is no way achievable.
Why do you want to do "little" changes?
