JoakimOccasional Contributor6 years agoHow to use D5_DELAY or D5_OE_DELAY on Cyclone V I'm desperately trying to get the timing to work between my Cyclone V and an external CPU. Because of the clock delay, it seem to be impossible to get the timing to pass within one clock cycle, so I ...Show More
KhaiChein_Y_IntelRegular Contributor6 years agoHi,Could you provide the sample test case for investigation?Thanks.
Recent DiscussionsSDRAM ( Single Data Rate ) refresh verilogLVDS Compatibility with GTS Refclk (CML / HCSL)GTS Transceiver PLL UsageHPS DDR InterfaceSDM Monitoring & Thermal Behavior