How to reduced intradomain skew in Alter FPGA!

I am implementing my design into Stratix IV with PMA direct mode transceiver. I got following suggestion while analyzing setup violation. Place source and destination clock on the same global c...