How to reduce HUGE clock delays (Cyclone V)

Hi all, I am working on a design on a Cyclone V chip. It is a 5CEFA9F23C8. I am doing some experiments with timing constraints and this is a situation I ran into. My experiment is s...