Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

How to put 2 or more fifos into 1 M9K in C3 device

How to put 2 or more fifos into 1 M9K in C3 device hello,everyone: In a module(I use CYCLONE III device),I use 4 fifos from megafuntion.The 4 fifos are all very small,but ervery need 1 ...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

Timesharing is how the multi-channel FIFO in SOPCB/Qsys is implemented as well (and as far as I'm concerned the only way multiple FIFOs can be implemented using a single RAM block). That IP doesn't rely on SC/DCFIFO so you could take a look at the source code for it... or use it directly since it was developed for what you are trying to do.

I'm pretty sure it doesn't do any sort of double, triple, quatruple, etc... rate matching, it just back pressures the other ports when something else is accessing the same port of the FIFO.