How to implement this logic in one Marocell?

It's not possible. The longest logic cell delay times can be achieved with CPLD by routing a signal to a spare I/O pin and reading it back through the input buffer. You know about the achievable delay range. External RC or LC delay circuits are another option if synchronous counters or shift registers can't be used.