Forum Discussion
Altera_Forum
Honored Contributor
Honored Contributorhow to generate a reset signal in Altera Cyclone Ⅳ series?
Verilog:
input reset;
reg counting;
always@(posedge clk or negedge reset)
begin
if(!reset)
counting <= 11'd0;
end reset signal is connect to “M1” pin. is it counting =...
Altera_ForumHonored Contributor
Honored Contributorhello
when there is a falling edge of reset signal,counting will equal to 0. but my question is Could "M1" pin will generate a falling edge when FPGA board power on?
