Forum Discussion
Altera_Forum
Honored Contributor
Honored ContributorHow to generate a pulse smaller then cycle time
Hi Every body, i am a new user of FPGA and i am suffering from a basic problem, any one can help please :confused: i am using 16 MHz clock pulse of PCI for my FPGA, it corresponds to cycle time o...
Altera_ForumHonored Contributor
Honored ContributorLike any FPGA design, how fast will it run will depend on your target FPGA, it's speed grade, your design and the I/O standard you'll be using.
As a ball park number, 10 ns (100 MHz) is generally possible.
