Forum Discussion
DKron4
New Contributor
7 years agoHow to generate 128-bit DDR3 interface on Cyclone 10 GX
I'm trying to implment a 128-bit DDR3 interface in a Cylone 10 GX 10CX105. I have made a design to test this, but cannot get successful placement. Is there a reference example of how to configure suc...
NurAida_A_Intel
Frequent Contributor
7 years agoHi DKron4,
My apology for the delay in response.
I'm afraid there is no other way as the error message in Quartus also stated clearly on the memory limitation. The maximum no of chip selects allowed is 4.
I am sorry for the inconvenience caused.
Regards,
NAli1